MK2049-34 Overview
Description
The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies.
Key Features
- Packaged in 20 pin SOIC
- 3.3 V ±5% operation
- Fixed I/O phase relationship on all selections
- Accepts multiple inputs: 8 kHz backplane clock, Loop Timing frequencies, or 10-36 MHz
- Locks to 8 kHz ±100 ppm (External mode)
- Buffer Mode allows jitter attenuation of 10–36 MHz input and x1/x0.5 or x2/x4 outputs
- Exact internal ratios enable zero ppm error
- Output clock rates include T1, E1, T3, E3, ISDN, xDSL, and OC3 submultiples
- See the MK2049-01, -02, and -03 for more selections at VDD = 5 V GND 3 RES
