Datasheet4U Logo Datasheet4U.com

MK2049-34 - 3.3 V Communications Clock PLL

General Description

The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies.

With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies.

Key Features

  • Packaged in 20 pin SOIC.
  • 3.3 V ±5% operation.
  • Fixed I/O phase relationship on all selections.
  • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E.
  • Accepts multiple inputs: 8 kHz backplane clock, Loop Timing frequencies, or 10-36 MHz.
  • Locks to 8 kHz ±100 ppm (External mode).
  • Buffer Mode allows jitter attenuation of 10.
  • 36 MHz.

📥 Download Datasheet

Datasheet Details

Part number MK2049-34
Manufacturer Integrated Circuit Systems
File Size 135.66 KB
Description 3.3 V Communications Clock PLL
Datasheet download datasheet MK2049-34 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MK2049-34 CLOCK VCXO PLL Renesas
MK2049-36 CLOCK PLL Renesas
MK2049-45 CLOCK PLL Renesas
MK2049-45 CLOCK PLL Renesas
MK20DN128VFM5 32-bit MCU Freescale Semiconductor

Other Datasheets by Integrated Circuit Systems

Part Number Description
MK2049-34A 3.3 Volt Communications Clock VCXO PLL
MK2049-35 3.3 V Communications Clock PLL
MK2049-36 3.3 V Communications Clock PLL
MK2049-01 Communications Clock PLL
MK2049-02 Communications Clock PLLs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MK2049-34 3.3 V Communications Clock PLL Description The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clocks frequency-locked and phase-locked to an 8 kHz backplane clock, simplifying clock synchronization in communications systems. The MK2049-34 can also accept a T1 or E1 input clock and provide the same output for loop timing. All outputs are frequency locked together and to the input. This part also has a jitter-attenuated Buffer capability. In this mode, the MK2049-34 is ideal for filtering jitter from 27 MHz video clocks or other clocks with high jitter.