MK2049-34 Datasheet and Specifications PDF

The MK2049-34 is a CLOCK VCXO PLL.

Datasheet4U Logo
Part NumberMK2049-34 Datasheet
ManufacturerRenesas
Overview The MK2049-34 is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN.
* Packaged in 20-pin SOIC
* 3.3 V + 5% operation
* Fixed I/O phase relationship on all selections
* Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E
* Accepts multiple inputs: 8 kHz backplane cl.
Part NumberMK2049-34 Datasheet
Description3.3 V Communications Clock PLL
ManufacturerIntegrated Circuit Systems
Overview The MK2049-34 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-34 generates T1, E1, T3, E3, ISDN, xDSL.
* Packaged in 20 pin SOIC
* 3.3 V ±5% operation
* Fixed I/O phase relationship on all selections
* Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E
* Accepts multiple inputs: 8 kHz backplane clo.