Datasheet4U Logo Datasheet4U.com

ICS831742I - 4:2 Differential Clock/Data Multiplexer

General Description

The ICS831742I is a high-performance, differential HCSL clock/data multiplexer and fanout buffer.

The device is designed for the multiplexing and fanout of high-frequency clock and data signals.

The device has four differential, selectable clock/data inputs.

Key Features

  • 4:2 differential clock/data multiplexer with fanout.
  • Four selectable, differential input pairs.
  • Each differential input pair can accept the following levels: HCSL, LVDS and LVPECL.
  • Two differential HCSL output pairs.
  • Maximum input/output clock frequency: 700MHz.
  • Maximum input/output data rate: 1400Mb/s (NRZ).
  • LVCMOS interface levels for all control inputs.
  • PCI Express (2.5Gb/s), Gen 2 (5 Gb/s) and Gen 3 (8 Gb/s) clock jitte.

📥 Download Datasheet

Datasheet Details

Part number ICS831742I
Manufacturer Integrated Device Technology
File Size 423.20 KB
Description 4:2 Differential Clock/Data Multiplexer
Datasheet download datasheet ICS831742I Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
4:2 Differential Clock/Data Multiplexer ICS831742I DATA SHEET General Description The ICS831742I is a high-performance, differential HCSL clock/data multiplexer and fanout buffer. The device is designed for the multiplexing and fanout of high-frequency clock and data signals. The device has four differential, selectable clock/data inputs. The selected input signal is distributed to two low-skew differential HCSL outputs. Each input pair accepts HCSL, LVDS and LVPECL levels. The ICS831742I is characterized to operate from a 3.3V power supply. Guaranteed input, output-to-output and part-to-part skew characteristics make the ICS831742I ideal for those clock and data distribution applications demanding well-defined performance and repeatability.