Datasheet4U Logo Datasheet4U.com

IDT71V509 - 128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBTO AND FLOW-THROUGH OUTPUT

Description

The IDT71V509 is a 3.3V high-speed 1,024,576-bit synchronous SRAM organized as 128K x 8.

It is designed to eliminate dead cycles when turning the bus around between reads and writes, or writes and reads.

Thus, it has been given the name ZBT™ , or Zero Bus Turnaround™ .

Features

  • 128K x 8 memory configuration High speed - 66 MHz (9 ns Clock-to-Data Access) Flow-Through Output No dead cycles between Write and Read Cycles Low power deselect mode Single 3.3V power supply (±5%) Packaged in 44-lead SOJ.

📥 Download Datasheet

Datasheet preview – IDT71V509

Datasheet Details

Part number IDT71V509
Manufacturer Integrated Device Technology
File Size 94.68 KB
Description 128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBTO AND FLOW-THROUGH OUTPUT
Datasheet download datasheet IDT71V509 Datasheet
Additional preview pages of the IDT71V509 datasheet.
Other Datasheets by Integrated Device Technology

Full PDF Text Transcription

Click to expand full text
128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBT™ AND FLOW-THROUGH OUTPUT Integrated Device Technology, Inc. ADVANCE INFORMATION IDT71V509 FEATURES: • • • • • • • 128K x 8 memory configuration High speed - 66 MHz (9 ns Clock-to-Data Access) Flow-Through Output No dead cycles between Write and Read Cycles Low power deselect mode Single 3.3V power supply (±5%) Packaged in 44-lead SOJ DESCRIPTION: The IDT71V509 is a 3.3V high-speed 1,024,576-bit synchronous SRAM organized as 128K x 8. It is designed to eliminate dead cycles when turning the bus around between reads and writes, or writes and reads. Thus, it has been given the name ZBT™ , or Zero Bus Turnaround™ .
Published: |