IS61DDB44M18A - 72Mb DDR-II (Burst 4) CIO SYNCHRONOUS SRAM

Product Overview

Integrated Silicon Solution

Part number	IS61DDB44M18A
Manufacturer	Integrated Silicon Solution
File Size	606.25 KB
Description	72Mb DDR-II (Burst 4) CIO SYNCHRONOUS SRAM
Datasheet	IS61DDB44M18A Datasheet
Additional preview pages of the IS61DDB44M18A datasheet.

The 72Mb IS61DDB42M36A and IS61DDB44M18A are synchronous, high-performance CMOS static random access memory (SRAM) devices.

These SRAMs have a common I/O bus.

The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed.

2Mx36 and 4Mx18 configuration available.
On-chip delay-locked loop (DLL) for wide data valid window.
Common I/O read and write ports.
Synchronous pipeline read with late write operation.
Double Data Rate (DDR) interface for read and write input ports.
Fixed 4-bit burst for read and write operations.
Clock stop support.
Two input clocks (K and K#) for address and control registering at rising edges only.
Two input clocks (C and C#) for data ou.

Other Datasheets by Integrated Silicon Solution

Published: Jul 25, 2016 |