Datasheet4U Logo Datasheet4U.com

CD40174BMS - CMOS Hex D-Type Flip-Flop

General Description

of ‘B’ Series CMOS Devices” Pinout CD40174BMS TOP VIEW CLEAR 1 Q1 2 D1 3 D2 4 Q2 5 D3 6 Q3 7 VSS 8 16 VDD 15 Q6 14 D6 13 D5 12 Q5 11 D4 10 Q4 9 CLOCK Applications Shift Registers Buffer/Storage Registers Functional Diagram D1 3 Pattern Generators Description D2

Key Features

  • High Voltage Type (20V Rating).
  • 5V, 10V and 15V Parametric Ratings.
  • Standardized, Symmetrical Output Characteristics.
  • 100% Tested for Quiescent Current at 20V.
  • Maximum Input Current of 1A at 18V Over Full Package Temperature Range, 100nA at 18V and +25oC.
  • Noise Margin (Over full Package Temperature Range): - 1V at VDD = 5V - 2V at VDD = 10V - 2.5V at VDD = 15V.
  • Meets All Requirements of JEDEC Tentative Standard No. 13A, “Standard S.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD40174BM Hex/Quad D Flip-Flop National Semiconductor
CD40174BM CMOS HEX D-TYPE FLIP-FLOP Texas Instruments
CD40174B CMOS HEX D-TYPE FLIP-FLOP Texas Instruments
CD40174B CMOS HEX D-TYPE FLIP-FLOP RCA
CD40174BC Hex/Quad D Flip-Flop National Semiconductor

Other Datasheets by Intersil (now Renesas)

Part Number Description
CD40175BMS CMOS Quad D Type Flip-Flop
CD4017BMS CMOS Counter/Dividers
CD40100BMS CMOS 32-Stage Static Left/Right Shift Register
CD40102BMS CMOS 8-Stage Presettable Synchronous Down Counters
CD40103BMS CMOS 8-Stage Presettable Synchronous Down Counters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATASHEET CD40174BMS CMOS Hex ‘D’-Type Flip-Flop Rev X.00 Jan 13, 2017 Features • High Voltage Type (20V Rating) • 5V, 10V and 15V Parametric Ratings • Standardized, Symmetrical Output Characteristics • 100% Tested for Quiescent Current at 20V • Maximum Input Current of 1A at 18V Over Full Package Temperature Range, 100nA at 18V and +25oC • Noise Margin (Over full Package Temperature Range): - 1V at VDD = 5V - 2V at VDD = 10V - 2.5V at VDD = 15V • Meets All Requirements of JEDEC Tentative Standard No.