Datasheet4U Logo Datasheet4U.com

HMA510 - 16 x 16-Bit CMOS Parallel Multiplier Accumulator

General Description

The HMA510 is a high speed, low power CMOS 16 x 16-bit parallel multiplier accumulator capable of operating at 45ns clocked multiply-accumulate cycles.

The 16-bit X and Y operands may be specified as either two’s complement or unsigned magnitude format.

Key Features

  • 16 x 16-Bit Parallel Multiplication with Accumulation to a 35-Bit Result.
  • High-Speed (45ns) Multiply Accumulate Time.
  • Low Power CMOS Operation - ICCSB = 500µA Maximum - ICCOP = 7.0mA Maximum at 1.0MHz.
  • HMA510 is Compatible with the CY7C510 and the IDT7210.
  • Supports Two’s Complement or Unsigned Magnitude Operations.
  • TTL Compatible Inputs/Outputs.
  • Three-State Outputs Ordering Information PART NUMBER HMA510JC-45 HMA510JC-55 HMA510GC-5.

📥 Download Datasheet

Full PDF Text Transcription for HMA510 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for HMA510. For precise diagrams, and layout, please refer to the original PDF.

www.DataSheet4U.com TM HMA510 16 x 16-Bit CMOS Parallel Multiplier Accumulator Description The HMA510 is a high speed, low power CMOS 16 x 16-bit parallel multiplier accu...

View more extracted text
0 is a high speed, low power CMOS 16 x 16-bit parallel multiplier accumulator capable of operating at 45ns clocked multiply-accumulate cycles. The 16-bit X and Y operands may be specified as either two’s complement or unsigned magnitude format. Additional inputs are provided for the accumulator functions which include: loading the accumulator with the current product, adding or subtracting the accumulator contents and the current product, and preloading the Accumulator Registers from the external inputs. All inputs and outputs are registered. The registers are all positive edge triggered, and are latched on the rising edge