Datasheet4U Logo Datasheet4U.com

ISLA112P25M - Low Power 12-Bit ADC

Description

PIN NUMBER LVDS [LVCMOS] NAME LVDS [LVCMOS] FUNCTION SDR MODE 1, 6, 12, 19, 24, 71 AVDD 1.8V Analog Supply 2, 3, 4, 5, 13, 14, 17, 18, 28, 29, 30, 31 DNC Do Not Connect 7, 8, 11, 72 AVSS Analog Ground 9, 10 VINN, VINP Analog Input Negative, Positive 15 VCM Common Mode Output 16

Features

  • Programmable Gain, Offset and Skew Control.
  • 1.3GHz Analog Input Bandwidth.
  • 60fs Clock Jitter.
  • Over-Range Indicator.
  • Selectable Clock Divider: 1, 2 or 4.
  • Clock Phase Selection.
  • Nap and Sleep Modes.
  • Two’s Complement, Gray Code or Binary Data Format.
  • SDR/DDR LVDS-Compatible or LVCMOS Outputs.
  • Programmable Built-in Test Patterns.
  • Single-Supply 1.8V Operation.
  • Pb-Free (RoHS Compliant) VID F.

📥 Download Datasheet

Datasheet preview – ISLA112P25M

📁 Similar Datasheet

Other Datasheets by Intersil

Full PDF Text Transcription

Click to expand full text
ISLA112P25M Low Power 12-Bit, 250MSPS ADC The ISLA112P25MREP is a low-power 12-bit, 250MSPS analog-to-digital converter. Designed with Intersil’s proprietary FemtoCharge™ technology on a standard CMOS process. A serial peripheral interface (SPI) port allows for extensive configurability, as well as fine control of various parameters such as gain and offset. Digital output data is presented in selectable LVDS or CMOS formats. The ISLA112P25MREP is available in a 72 Ld QFN package with an exposed paddle. Operating from a 1.8V supply, performance is specified over the full military temperature range (-55°C to +125°C).
Published: |