Datasheet Details
| Part number | MR44V100A |
|---|---|
| Manufacturer | LAPIS |
| File Size | 533.45 KB |
| Description | 1M-Bit FeRAM |
| Datasheet | MR44V100A-LAPIS.pdf |
|
|
Overview: MR44V100A FEDR44V100A-02 Issue Date: Oct. 25, 2018 1M Bit(131,072-Word -Word 8-Bit) FeRAM (Ferroelectric Random Access Memory) I2C.
| Part number | MR44V100A |
|---|---|
| Manufacturer | LAPIS |
| File Size | 533.45 KB |
| Description | 1M-Bit FeRAM |
| Datasheet | MR44V100A-LAPIS.pdf |
|
|
|
The MR44V100A is a nonvolatile 131,072-word x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology.
The MR44V100A is accessed using Two-wire Serial Interface ( I2C BUS ).Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required to hold data.
This device has no mechanisms of erasing and programming memory cells and blocks, such as those used for various EEPROMs.
| Part Number | Description |
|---|---|
| MR44V064A | FeRAM |
| MR44V064B | 64k-Bit FeRAM |
| MR45V032A | 32k-Bit FeRAM |
| MR45V064B | 64k-Bit FeRAM |
| MR45V100A | 1M-Bit EdRAM |
| MR45V200A | FeRAM |
| MR45V200B | FeRAM |
| MR45V256A | 256k-Bit FeRAM |
| MR48V256C | FeRAM |