Datasheet4U Logo Datasheet4U.com

MR45V100A - 1M-Bit EdRAM

General Description

The MR45V100A is a nonvolatile 128Kword x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology.

The MR45V100A is accessed using Serial Peripheral Interface.

Key Features

  • 131,072-word  8-bit configuration (Serial Peripher.

📥 Download Datasheet

Datasheet Details

Part number MR45V100A
Manufacturer LAPIS
File Size 570.06 KB
Description 1M-Bit EdRAM
Datasheet download datasheet MR45V100A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MR4500 Partial Resonance Power Supply IC Module Shindengen
MR4510 Partial Resonance Power Supply IC Module Shindengen
MR4520 Partial Resonance Power Supply IC Module Shindengen
MR4530 Partial Resonance Power Supply IC Module Shindengen
MR4010 Partial Resonance Power Supply IC Module Shindengen

Other Datasheets by LAPIS

Part Number Description
MR45V032A 32k-Bit FeRAM
MR45V064B 64k-Bit FeRAM
MR45V200A FeRAM
MR45V200B FeRAM
MR45V256A 256k-Bit FeRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MR45V100A FEDR45V100A-02 Issue Date: Oct. 09, 2018 1M Bit(131,072-Word  8-Bit) FeRAM (Ferroelectric Random Access Memory) SPI GENERAL DESCRIPTION The MR45V100A is a nonvolatile 128Kword x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology. The MR45V100A is accessed using Serial Peripheral Interface. Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required to hold data. This device has no mechanisms of erasing and programming memory cells and blocks, such as those used for various EEPROMs. Therefore, the write cycle time can be equal to the read cycle time and the power consumption during a write can be reduced significantly.