Datasheet Details
| Part number | MR45V100A |
|---|---|
| Manufacturer | LAPIS |
| File Size | 570.06 KB |
| Description | 1M-Bit EdRAM |
| Datasheet | MR45V100A-LAPIS.pdf |
|
|
|
Overview: MR45V100A FEDR45V100A-02 Issue Date: Oct. 09, 2018 1M Bit(131,072-Word 8-Bit) FeRAM (Ferroelectric Random Access Memory) SPI.
| Part number | MR45V100A |
|---|---|
| Manufacturer | LAPIS |
| File Size | 570.06 KB |
| Description | 1M-Bit EdRAM |
| Datasheet | MR45V100A-LAPIS.pdf |
|
|
|
The MR45V100A is a nonvolatile 128Kword x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology.
The MR45V100A is accessed using Serial Peripheral Interface.
Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required to hold data.
| Part Number | Description |
|---|---|
| MR45V032A | 32k-Bit FeRAM |
| MR45V064B | 64k-Bit FeRAM |
| MR45V200A | FeRAM |
| MR45V200B | FeRAM |
| MR45V256A | 256k-Bit FeRAM |
| MR44V064A | FeRAM |
| MR44V064B | 64k-Bit FeRAM |
| MR44V100A | 1M-Bit FeRAM |
| MR48V256C | FeRAM |