Datasheet4U Logo Datasheet4U.com

LMU16 - 16 x 16-bit Parallel Multiplier

General Description

The LMU16 and LMU216 are highspeed, low power 16-bit parallel multipliers.

The LMU16 and LMU216 are functionally identical; they differ only in packaging.

The LMU16 and LMU216 produce the 32-bit product of two 16-bit numbers.

Key Features

  • u 20 ns Worst-Case Multiply Time u Low Power CMOS Technology u Replaces Fairchild MPY016/TMC216, Cypress CY7C516, IDT 7216L, and AMD Am29516 u Two’s Complement, Unsigned, or Mixed Operands u Three-State Outputs u 68-pin PLCC, J-Lead LMU16/216 BLOCK.

📥 Download Datasheet

Datasheet Details

Part number LMU16
Manufacturer LOGIC Devices Incorporated
File Size 188.07 KB
Description 16 x 16-bit Parallel Multiplier
Datasheet download datasheet LMU16 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LMU-TK12ASxx Service Manual Sanyo
LMUN2110LT1 Bias Resistor Transistors Leshan Radio Company
LMUN2110LT1G Bias Resistor Transistors Leshan Radio Company
LMUN2110LT3G Bias Resistor Transistors Leshan Radio Company
LMUN21110LT1 Bias Resistor Transistors Leshan Radio Company

Other Datasheets by LOGIC Devices Incorporated

Part Number Description
LMU112 12 x 12-bit Parallel Multiplier
LMU18 16 x 16-bit Parallel Multiplier
LMU08 8 x 8-bit Parallel Multiplier
LMU216 16 x 16-bit Parallel Multiplier
LMU217 16 x 16-bit Parallel multiplier

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LMU16/216 DEVICES INCORPORATED 16 x 16-bit Parallel Multiplier LMU16/216 DEVICES INCORPORATED 16 x 16-bit Parallel Multiplier DESCRIPTION The LMU16 and LMU216 are highspeed, low power 16-bit parallel multipliers. The LMU16 and LMU216 are functionally identical; they differ only in packaging. The LMU16 and LMU216 produce the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control bit are similarly loaded by CLK B. The TCA and TCB controls specify the A and B operands as two’s complement when HIGH, or unsigned magnitude when LOW. RND is loaded on the rising edge of the logical OR of CLK A and CLK B.