LMU18 - 16 x 16-bit Parallel Multiplier

LOGIC Devices Incorporated

General Description

The LMU18 is a high-speed, low power 16-bit parallel multiplier.

The LMU18 is an 84-pin device which provides simultaneous access to all outputs.

The LMU18 produces the 32-bit product of two 16-bit numbers.

Key Features

u 35 ns Worst-Case Multiply Time u Low Power CMOS Technology u Full 32-bit Output Port.
No Multiplexing Required u Two’s Complement, Unsigned, or Mixed Operands u Three-State Outputs u 84-pin PLCC, J-Lead LMU18 BLOCK.

📥 Download Datasheet

LMU18 16 x 16-bit parallel multiplier by LOGIC Devices Incorporated - Datasheet Preview

Datasheet Details

Part number	LMU18
Manufacturer	LOGIC Devices Incorporated
File Size	184.87 KB
Description	16 x 16-bit Parallel Multiplier
Datasheet	LMU18 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
LMU-TK12ASxx	Service Manual	Sanyo
LMUN2110LT1	Bias Resistor Transistors	Leshan Radio Company
LMUN2110LT1G	Bias Resistor Transistors	Leshan Radio Company
LMUN2110LT3G	Bias Resistor Transistors	Leshan Radio Company
LMUN21110LT1	Bias Resistor Transistors	Leshan Radio Company

Other Datasheets by LOGIC Devices Incorporated

Part Number	Description
LMU112	12 x 12-bit Parallel Multiplier
LMU16	16 x 16-bit Parallel Multiplier
LMU08	8 x 8-bit Parallel Multiplier
LMU216	16 x 16-bit Parallel Multiplier
LMU217	16 x 16-bit Parallel multiplier

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

LMU18 DEVICES INCORPORATED 16 x 16-bit Parallel Multiplier LMU18 DEVICES INCORPORATED 16 x 16-bit Parallel Multiplier DESCRIPTION The LMU18 is a high-speed, low power 16-bit parallel multiplier. The LMU18 is an 84-pin device which provides simultaneous access to all outputs. The LMU18 produces the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK. B data and the TCB control bit are similarly loaded. Loading of the A and B registers is controlled by the ENA and ENB controls. When HIGH, these controls prevent application of the clock to the respective register. The TCA and TCB controls specify the operands as two’s complement when HIGH, or unsigned magnitude when LOW.