Datasheet4U Logo Datasheet4U.com

2096E - In-SystemProgrammableSuperFASTHighDensityPLD

Datasheet Summary

Description

The ispLSI 2096E is a High Density Programmable Logic Device.

The device contains 96 Registers, 96 Universal I/O pins, six Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).

📥 Download Datasheet

Datasheet preview – 2096E

Datasheet Details

Part number 2096E
Manufacturer LatticeSemiconductor
File Size 142.77 KB
Description In-SystemProgrammableSuperFASTHighDensityPLD
Datasheet download datasheet 2096E Datasheet
Additional preview pages of the 2096E datasheet.

📁 Similar Datasheet

  • 2090 - Two-WayIsolatedPowerDividersTapered/UltraBroadband (TycoElectronics)
  • 2090-6204-00 - Two-WayIsolatedPowerDividersTapered/UltraBroadband (TycoElectronics)
  • 2090-6205-00 - Two-WayIsolatedPowerDividersTapered/UltraBroadband (TycoElectronics)
  • 2090-6210-00 - Two-WayIsolatedPowerDividersTapered/UltraBroadband (TycoElectronics)
  • 2090-R - PLL (ASB)
  • 2099FV - BU2099FV (Rohm)
  • 209CNQ - SCHOTTKY RECTIFIER (International Rectifier)
  • 209CNQ135 - SCHOTTKY RECTIFIER (International Rectifier)
  • 209CNQ135PBF - SCHOTTKY RECTIFIER (International Rectifier)
  • 209CNQ150 - SCHOTTKY RECTIFIER (International Rectifier)
Other Datasheets by LatticeSemiconductor
  • 2096VE - 3.3VIn-SystemProgrammableSuperFASTHighDensityPLD
  • 2096VL - 2.5VIn-SystemProgrammableSuperFASTHighDensityPLD

Full PDF Text Transcription

Click to expand full text
ispLSI 2096E In-System Programmable SuperFAST™ High Density PLD Features • SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 4000 PLD Gates — 96 I/O Pins, Six Dedicated Inputs — 96 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc. — Small Logic Block Size for Random Logic — 100% Functional/JEDEC Upward Compatible with ispLSI 2096 Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 180 MHz Maximum Operating Frequency — tpd = 5.0 ns Propagation Delay — TTL Compatible Inputs and Outputs — 5V Programmable Logic Core — ispJTAG™ In-System Programmable via IEEE 1149.1 (JTAG) Test Access Port — User-Selectable 3.
Published: |