Datasheet4U Logo Datasheet4U.com

MAX3875A - Clock Recovery and Data Retiming IC

General Description

The MAX3875A is a compact, low-power clock recovery and data retiming IC for 2.488Gbps SDH/SONET applications.

The fully integrated phase-locked loop recovers a synchronous clock signal from the serial NRZ data input, which is retimed by the recovered clock.

Key Features

  • o Exceeds ANSI, ITU, and Bellcore SONET/SDH Regenerator Specifications o 400mW Power Dissipation (at +3.3V) o Clock Jitter Generation: 0.003UIRMS o Single +3.3V or +5V Power Supply o Fully Integrated Clock Recovery and Data Retiming o Additional High-Speed Input Facilitates System Loopback Diagnostic Testing o Tolerates >2000 Consecutive Identical Digits o Loss-of-Lock Indicator o Differential PECL-Compatible Data and Clock Outputs MAX3875A Ordering Information PART MAX3875AEHJ MAX3875AE/D TEM.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX3875 2.5Gbps / Low-Power / #.3V Clock Recovery and Data Retiming IC Maxim
MAX3872 Multirate Clock and Data Recovery Maxim
MAX3873 Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC Maxim Integrated
MAX3873A Low-Power / Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC Maxim
MAX3876 2.5Gbps / Low-Power / +3.3V Clock Recovery and Data Retiming IC Maxim

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3806 Receiver
MAX3814 DVI/HDMI TMDS FR-4 and Cable Equalizer/Driver
MAX3815 TMDS Digital Video Equalizer
MAX3815A TMDS Digital Video Equalizer
MAX3841 CML 2 x 2 Crosspoint Switch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 19-2362; Rev 1; 3/02 2.5Gbps, Low-Power, +3.3V Clock Recovery and Data Retiming IC General Description The MAX3875A is a compact, low-power clock recovery and data retiming IC for 2.488Gbps SDH/SONET applications. The fully integrated phase-locked loop recovers a synchronous clock signal from the serial NRZ data input, which is retimed by the recovered clock. Differential PECL-compatible outputs are provided for both clock and data signals, and an additional 2.488Gbps serial input is available for system loopback diagnostic testing. The device also includes a TTLcompatible loss-of-lock (LOL) monitor. The MAX3875A is designed for both section-regenerator and terminal-receiver applications in OC-48/STM-16 transmission systems.