Datasheet4U Logo Datasheet4U.com

MAX9321A - Differential LVPECL/LVECL/HSTL Receiver/Drivers

Download the MAX9321A datasheet PDF. This datasheet also covers the MAX9321 variant, as both devices belong to the same differential lvpecl/lvecl/hstl receiver/drivers family and are provided as variant models within a single manufacturer datasheet.

Description

The MAX9321/MAX9321A are low-skew differential receiver/drivers designed for clock and data distribution.

The differential input can be adapted to accept a single-ended input by connecting the on-chip VBB supply to an input as a reference voltage.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MAX9321_MaximIntegratedProducts.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MAX9321 Differential LVPECL/LVECL/HSTL Receiver/Drivers Maxim
MAX9321B Differential PECL/ECL/LVPECL/LVECL Receiver/Driver Maxim
MAX932 Ultra Low-Power / Low-Cost Comparators Maxim
MAX9320B 1:2 Differential PECL/ECL/LVPECL/LVECL Clock and Data Driver Maxim
MAX931 Ultra Low-Power / Low-Cost Comparators Maxim

Other Datasheets by Maxim Integrated (Analog Devices)

Part Number Description
MAX9361 LVTTL/TTL/CMOS-to-Differential LVECL/ ECL Translators
MAX9383 ECL/PECL Phase-Frequency Detectors
MAX9386 Differential 5:1 or 4:1 ECL/PECL Multiplexers
MAX9387 Differential 5:1 or 4:1 ECL/PECL Multiplexers
MAX9388 Differential 5:1 or 4:1 ECL/PECL Multiplexers

Full PDF Text Transcription

Click to expand full text
MAX9321/MAX9321A 19-2152; Rev 2; 11/02 Differential LVPECL/LVECL/HSTL Receiver/Drivers General Description The MAX9321/MAX9321A are low-skew differential receiver/drivers designed for clock and data distribution. The differential input can be adapted to accept a single-ended input by connecting the on-chip VBB supply to an input as a reference voltage. The MAX9321/MAX9321A feature ultra-low propagation delay (172ps) and part-to-part skew (20ps) with 24mA maximum supply current, making these devices ideal for clock buffering or repeating. For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock and data distribution in systems with a nominal +2.5V or +3.3V supply.
Published: |