Datasheet4U Logo Datasheet4U.com

MAX3675 - 622Mbps / Low-Power / 3.3V Clock-Recovery and Data-Retiming IC

General Description

The MAX3675 is a complete clock-recovery and dataretiming IC incorporating a limiting amplifier.

It is intended for 622Mbps SDH/SONET applications and operates from a single +3.3V supply.

Key Features

  • o Single +3.3V or +5.0V Power Supply o Complies with ANSI, ITU, and Bellcore SDH/SONET Specifications o Low Power: 215mW at +3.3V o Selectable Data Inputs, Differential PECL or Analog o Received-Signal-Strength Indicator (RSSI) o Loss-of-Power and Loss-of-Lock Monitors o Differential PECL Clock and Data Outputs o No External Reference Clock Required MAX3675 ________________________.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX3670 Low-Jitter 155MHz/622MHz Clock Generator Microsemi
MAX3671 Low-Jitter Frequency Synthesizer Microsemi
MAX3671 Low-Jitter Frequency Synthesizer Maxim Integrated Products
MAX3673 Low-Jitter Frequency Synthesizer Microsemi
MAX3673 Low-Jitter Frequency Synthesizer Maxim Integrated Products

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3670 Low-Jitter 155MHz/622MHz Clock Generator
MAX3672 Low-Jitter 155MHz/622MHz Clock Generator
MAX3676 622Mbps / 3.3V Clock-Recovery and Data-Retiming IC
MAX361 Precision / Quad / SPST Analog Switches
MAX364 Precision / Quad / SPST Analog Switches

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-1258; Rev 2; 11/98 L MANUA ION KIT T A U L EVA BLE AVAILA 622Mbps, Low-Power, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier _____________________ General Description The MAX3675 is a complete clock-recovery and dataretiming IC incorporating a limiting amplifier. It is intended for 622Mbps SDH/SONET applications and operates from a single +3.3V supply. The MAX3675 has two differential input amplifiers: one accepts PECL levels, while the other accepts small-signal analog levels. The analog inputs access the limiting amplifier stage, which provides both a received-signalstrength indicator (RSSI) and a programmable-threshold loss-of-power (LOP) monitor. Selecting the PECL amplifier disables the limiting amplifier, conserving power.