Datasheet4U Logo Datasheet4U.com

MAX3873A - Low-Power / Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC

General Description

The MAX3873A is a compact, low-power 2.488Gbps/ 2.67Gbps clock-recovery and data-retiming IC for SDH/SONET applications.

The phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input.

Key Features

  • Fully Integrated Clock Recovery and Data Retiming.
  • Power Dissipation: 260mW with +3.3V Supply.
  • Clock Jitter Generation: 5mUIRMS.
  • Exceeds ANSI, ITU, and Bellcore SDH/SONET Jitter Specifications.
  • Differential Input Range: 50mVP-P to 1.6VP-P.
  • Single +3.3V Power Supply.
  • PLL Fast Track (.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX3873 Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC Maxim Integrated
MAX3875A Clock Recovery and Data Retiming IC Maxim Integrated Products
MAX3878 Clock and Data Retiming ICs Maxim Integrated
MAX3801 3.2Gbps Adaptive Equalizer Maxim Integrated
MAX3806 Receiver Maxim Integrated Products

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3872 Multirate Clock and Data Recovery
MAX3875 2.5Gbps / Low-Power / #.3V Clock Recovery and Data Retiming IC
MAX3876 2.5Gbps / Low-Power / +3.3V Clock Recovery and Data Retiming IC
MAX3877 Clock and Data Retiming ICs
MAX3800 3.2Gbps Adaptive Equalizer and Cable Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-2577; Rev 1; 5/03 Low-Power, Compact 2.5Gbps/2.7Gbps Clock-Recovery and Data-Retiming IC General Description The MAX3873A is a compact, low-power 2.488Gbps/ 2.67Gbps clock-recovery and data-retiming IC for SDH/SONET applications. The phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input. The input data is then retimed by this recovered clock, providing a clean data output. The MAX3873A meets all SDH/SONET jitter specifications, does not require an external reference clock to aid in frequency acquisition, and provides excellent tolerance to both deterministic and sinusoidal jitter. The MAX3873A provides a PLL loss-of-lock (LOL) output to indicate whether the CDR is in lock.