Download SY100E336 Datasheet PDF
SY100E336 page 2
Page 2
SY100E336 page 3
Page 3

SY100E336 Description

The SY10/100E336 offer three bus transceivers with both transmit and receive registers and are designed for use in new, high-performance ECL systems. The bus outputs (BUS0 - BUS2) are designed to drive a 25Ω bus. The receive outputs (Q0 Q2) are specified for 50Ω.

SY100E336 Key Features

  • BUS2) are designed to drive a 25Ω bus. The receive outputs (Q0
  • Q2) are specified for 50Ω. The bus outputs feature a normal logic HIGH level (VOH) and a cutoff LOW level when at a logi