Download SY100EL14V Datasheet PDF
SY100EL14V page 2
Page 2
SY100EL14V page 3
Page 3

SY100EL14V Description

The SY100EL14V is a low-skew, 1:5 clock distribution chip designed explicitly for low-skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. The EL14V is suitable for operation in systems operating with 3.3V to 5.0V supplies.

SY100EL14V Key Features

  • 3.3V and 5V power supply options
  • 70fsRMS typical additive phase jitter
  • Typical 30ps output-to-output skew
  • Max. 50ps output-to-output skew
  • Synchronous enable/disable
  • Multiplexed clock input
  • 75kΩ internal input pull-down resistors
  • Available in 20-pin SOIC package