Datasheet4U Logo Datasheet4U.com

SY100EL14V - 5V/3.3V 1:5 Clock Distribution

General Description

The SY100EL14V is a low-skew, 1:5 clock distribution chip designed explicitly for low-skew clock distribution applications.

The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal.

Key Features

  • a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pull-down resistor), the SEL pin will select the differential clock input. The common enable (/EN) is synchronous, so that the outputs will only be enabled/disable when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an.

📥 Download Datasheet

Datasheet Details

Part number SY100EL14V
Manufacturer Micrel Semiconductor
File Size 301.68 KB
Description 5V/3.3V 1:5 Clock Distribution
Datasheet download datasheet SY100EL14V Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SY100EL14V 5V/3.3V 1:5 Clock Distribution General Description The SY100EL14V is a low-skew, 1:5 clock distribution chip designed explicitly for low-skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. The EL14V is suitable for operation in systems operating with 3.3V to 5.0V supplies. If a single-ended input is to be used, the VBB output should be connected to the /CLK input and bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the input of the EL14V under single-ended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.