Datasheet4U Logo Datasheet4U.com

SY100S811 - SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL

Description

The SY100S811 is a low skew 1-to-9 PECL differential driver designed for clock distribution in new, highperformance PECL systems.

It accepts either a PECL clock input or a TTL input by using the TTL enable pin TEN.

Features

  • s PECL version of popular ECLinPS E111 s Low skew s Guaranteed skew spec s VBB output s TTL enable input s Selectable TTL or PECL clock input s Single +5V supply s Differential internal design s Similar pin configuration to E111 s PECL I/O fully compatible with industry standard s Internal 75KΩ PECL input pull-down resistors s Available in 28-pin PLCC and SOIC packages BLOCK.

📥 Download Datasheet

Datasheet preview – SY100S811

Datasheet Details

Part number SY100S811
Manufacturer Micrel Semiconductor
File Size 123.52 KB
Description SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL
Datasheet download datasheet SY100S811 Datasheet
Additional preview pages of the SY100S811 datasheet.

📁 Similar Datasheet

  • SY100 - 3 Port Solenoid Valve Rubber Seal (SMC)
  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe (Microchip)
  • SY100EL16S - 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER (Synergy)
  • SY100EL16V - 5V/3.3V ECL Differential Receiver (Microchip)
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver (Microchip)
  • SY100EL29V - 5V/3.3V Dual Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL33L - 3.3V ECL/4 Divider (Microchip)
  • SY100EL52 - 5V ECL Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL56V - 5V/3.3V Dual Differential 2:1 Multiplexer (Microchip)
  • SY100ELT21L - 3.3V Differential LVPECL-to-LVTTL Translator (Microchip)
Other Datasheets by Micrel Semiconductor

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. NOT RECOMMENDED FOR NEW DESIGNS SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL Precision Edge® Precision SEYd1g00eS®811 SY100S811 FEATURES s PECL version of popular ECLinPS E111 s Low skew s Guaranteed skew spec s VBB output s TTL enable input s Selectable TTL or PECL clock input s Single +5V supply s Differential internal design s Similar pin configuration to E111 s PECL I/O fully compatible with industry standard s Internal 75KΩ PECL input pull-down resistors s Available in 28-pin PLCC and SOIC packages BLOCK DIAGRAM EIN EIN TIN TEN 0 1 VBB Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 Q4 Q4 Q5 Q5 Q6 Q6 Q7 Q7 Q8 Q8 Precision Edge® DESCRIPTION The SY100S811 is a low skew 1-to-9 PECL differential driver designed for clock distribution in new, highperformance PECL systems.
Published: |