Datasheet Details
| Part number | SY100S838 |
|---|---|
| Manufacturer | Micrel Semiconductor |
| File Size | 504.05 KB |
| Description | CLOCK GENERATION CHIP |
| Datasheet | SY100S838_MicrelSemiconductor.pdf |
|
|
|
Overview: Micrel, Inc. NOT REMENDED FOR NEW DESIGNS (÷1, ÷2/3) OR (÷2, ÷4/6) CLOCK GENERATION CHIP Precision Edge® Precision SEYd1g00eS®838.
| Part number | SY100S838 |
|---|---|
| Manufacturer | Micrel Semiconductor |
| File Size | 504.05 KB |
| Description | CLOCK GENERATION CHIP |
| Datasheet | SY100S838_MicrelSemiconductor.pdf |
|
|
|
The SY100S838/L is a low skew (÷1, ÷2/3) or (÷2, ÷4/ 6) clock generation chip designed explicitly for low skew clock generation applications.
The internal dividers are synchronous to each other, therefore, the mon output edges are all precisely aligned.
The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal.
| Part Number | Description |
|---|---|
| SY100S838L | CLOCK GENERATION CHIP |
| SY100S834 | Clock Generation Chip |
| SY100S834L | Clock Generation Chip |
| SY100S839V | CLOCK GENERATION CHIP |
| SY100S811 | SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL |
| SY100S815 | SINGLE SUPPLY QUAD PECL/TTL-TO-PECL |
| SY100S863 | 8-Input Pecl Differential Mux |
| SY100S891 | 5-BIT Registered Transceiver |
| SY100S301 | Triple 5-INPUT OR/NOR GATE |
| SY100S302 | Quint 2-INPUT OR/NOR GATE |