Download the SY10EL34L datasheet PDF.
This datasheet also covers the SY100EL34L variant, as both devices belong to the same clock generation chip family and are provided as variant models within a single manufacturer datasheet.
General Description
The SY10/100EL34/L are low-skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low-skew clock generation applications.
The internal dividers are synchronous to each other; therefore, the common output edges are all precisely aligned.
Note: The manufacturer provides a single datasheet file (SY100EL34L_MicrelSemiconductor.pdf) that lists specifications for multiple related part numbers.
Full PDF Text Transcription for SY10EL34L (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
SY10EL34L. For precise diagrams, and layout, please refer to the original PDF.
NOT RECOMMENDED FOR NEW DESIGNS SY10EL34/L SY100EL34/L 5V/3.3V ÷2, ÷4, ÷8 Clock Generation Chip Precision Edge® General Description The SY10/100EL34/L are low-skew ÷2, ÷4...
View more extracted text
ision Edge® General Description The SY10/100EL34/L are low-skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low-skew clock generation applications. The internal dividers are synchronous to each other; therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be ACcoupled into the device. If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01µF cap
SY10EL34L Datasheet
