Datasheet4U Logo Datasheet4U.com

SY69753L - 155MBPS CLOCK AND DATA RECOVERY

General Description

The SY69753L is a complete Clock Recovery and Data Retiming integrated circuit for OC-3/STS-3 applications at 155Mbps NRZ.

The device is ideally suited for SONET/SDH/ATM applications and other high-speed data transmission systems.

Key Features

  • 3.3V power supply.
  • SONET/SDH/ATM compatible.
  • Clock and data recovery for 125Mbps/155Mbps NRZ data stream.
  • Two on-chip PLLs: one for clock generation and another for clock recovery.
  • Selectable reference frequencies.
  • Differential PECL high-speed serial I/O.
  • Line receiver input: no external buffering needed.
  • Link fault indication.
  • 100k ECL compatible I/O.
  • Industrial temperature range (.
  • 40°C to +85°C).

📥 Download Datasheet

Datasheet Details

Part number SY69753L
Manufacturer Micrel Semiconductor
File Size 479.74 KB
Description 155MBPS CLOCK AND DATA RECOVERY
Datasheet download datasheet SY69753L Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY6974 Single Cell Li-Ion DC/DC Switching Charger Silergy
SY6912A 2A Multi-Cell High Efficiency Switching Charger Silergy
SY6918 High Efficiency Bi-Direction Power Bank Regulator Silergy
SY6924 Multi-Cell Li-Ion Battery Charger Silergy
SY6926 Bi-directional Regulator Silergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY69753AL Clock and Data Recovery
SY69754AL Clock and Data Recovery
SY69952 OC-3/STS-3 CLOCK RECOVERING TRANSCEIVER
SY604 125MHz TRIGGER PROGRAMMABLE TIMING EDGE VERNIER
SY605 125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SY69753L 3.3V, 125Mbps, 155Mbps Clock and Data Recovery Use lower-power SY69753AL for new designs General Description The SY69753L is a complete Clock Recovery and Data Retiming integrated circuit for OC-3/STS-3 applications at 155Mbps NRZ. The device is ideally suited for SONET/SDH/ATM applications and other high-speed data transmission systems. Clock recovery and data retiming is performed by synchronizing the on-chip VCO directly to the incoming data stream. The VCO center frequency is controlled by the reference clock frequency and the selected divide ratio. On-chip clock generation is performed through the use of a frequency multiplier PLL with a byte rate source as reference. The SY69753L also includes a link fault detection circuit.