Datasheet4U Logo Datasheet4U.com

SY87813L - AnyRate Clock and Data Recovery

Description

The SY87813L is a complete clock recovery and data retiming integrated circuit for data rates from 28Mbps up to 1.3Gbps NRZ.

The device is ideally suited for SONET/SDH/ATM and Fibre Channel applications and other high-speed data transmission systems.

Features

  • 3.3V power supply.
  • SONET/SDH/ATM compatible.
  • Clock and data recovery from 28Mbps up to 1.3Gbps NRZ data stream; clock generation from 28MHz to 1.3GHz.
  • Two on-chip PLLs: one for clock generation and another for clock recovery.
  • Selectable reference frequencies.
  • Differential PECL high-speed serial I/O.
  • Line receiver input: no external buffering needed.
  • Link fault indication.
  • 100K ECL-compatible I/O www. DataSheet4U. co.

📥 Download Datasheet

Datasheet preview – SY87813L

Datasheet Details

Part number SY87813L
Manufacturer Micrel Semiconductor
File Size 497.70 KB
Description AnyRate Clock and Data Recovery
Datasheet download datasheet SY87813L Datasheet
Additional preview pages of the SY87813L datasheet.

📁 Similar Datasheet

  • SY8702 - Overvoltage protection (TPS)
  • SY8707 - Step Down White LED Driver (Silergy)
  • SY8718A1 - 2.0A Synchronous Step Down Regulator (Silergy)
  • SY8745 - 500kHz White LED Driver (Silergy)
  • SY8745A - Constant Current Step-down Regulator (Silergy)
  • SY8751 - 500kHz White LED Driver (Silergy)
  • SY8002A1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002E1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002I - 2A Synchronous Step Down Regulator (Silergy)
  • SY8003 - 1MHz Synchronous Step Down Regulator (Silergy)
Other Datasheets by Micrel Semiconductor

Full PDF Text Transcription

Click to expand full text
SY87813L 3.3V, 28Mbps to 1.3Gbps AnyRate® Clock and Data Recovery General Description The SY87813L is a complete clock recovery and data retiming integrated circuit for data rates from 28Mbps up to 1.3Gbps NRZ. The device is ideally suited for SONET/SDH/ATM and Fibre Channel applications and other high-speed data transmission systems. Clock recovery and data retiming is performed by synchronizing the on-chip VCO directly to the incoming data stream. The VCO center frequency is controlled by the reference clock frequency and the selected divide ratio. On-chip clock generation is performed through the use of a frequency multiplier PLL with a byte rate source as reference. The SY87813L also includes a link fault detection circuit.
Published: |