Datasheet4U Logo Datasheet4U.com

SY89809L - 3.3V 1:9 HIGH-PERFORMANCE / LOW-VOLTAGE BUS CLOCK DRIVER

General Description

The SY89809L is a High-Performance Bus Clock Driver with 9 differential HSTL (High-Speed Transceiver Logic) output pairs.

Key Features

  • low pin-to-pin skew (50ps max. ) and low part-to-part skew (200ps max. ).
  • performance previously unachievable in a standard product having such a high number of outputs. The SY89809L is available in a single space saving package, enabling a lower overall cost solution. Datasheets and support documentation can be found on Micrel’s web site at: www. micrel. com. Features Precision Edge®.
  • 3.3V core supply, 1.8V output supply for reduced power.
  • LVPECL and HSTL inputs.

📥 Download Datasheet

Datasheet Details

Part number SY89809L
Manufacturer Micrel Semiconductor
File Size 327.53 KB
Description 3.3V 1:9 HIGH-PERFORMANCE / LOW-VOLTAGE BUS CLOCK DRIVER
Datasheet download datasheet SY89809L Datasheet

Other Datasheets by Micrel Semiconductor

Part Number Description
SY89809AL 3.3V LVPECL/HSTL to HSTL 1:9 High Performance Clock Driver
SY89801A HP PA-8000 CLOCK SOURCE
SY89808L 1:9 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR
SY89823L 1:22 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR
SY89824L 3.3V 1:22 HIGH-PERFORMANCE / LOW VOLTAGE BUS CLOCK DRIVER
SY89825U HIGH-PERFORMANCE / LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR
SY89826L PRECISION 1:22 LVDS FANOUT BUFFER/TRANSLATOR
SY89827L DUAL 1:10 HSTL FANOUT BUFFER/TRANSLATOR
SY89828L 3.3V 1GHz DUAL 1:10 PRECISION LVDS FANOUT BUFFER/TRANSLATOR
SY89829U DUAL 1:10 OR LVPECL CLOCK DRIVER w/ INTERNAL TERMINATION AND REDUNDANT SWITCHOVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NOT RECOMMENDED FOR NEW DESIGNS SY89809L 3.3V 1:9 High-Performance, Low-Voltage Bus Clock Driver General Description The SY89809L is a High-Performance Bus Clock Driver with 9 differential HSTL (High-Speed Transceiver Logic) output pairs. The part is designed for use in low-voltage (3.3V/1.8V) applications, which require a large number of outputs to drive precisely aligned, ultra-low skew signals to their destination. The input is multiplexed from either HSTL or LVPECL (Low-Voltage Positive-Emitter-Coupled Logic) by the CLK_SEL pin. The Output Enable (OE) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state.