Datasheet4U Logo Datasheet4U.com

MT48LC32M8A2 - Automotive SDR SDRAM

This page provides the datasheet information for the MT48LC32M8A2, a member of the MT48LC16M16A2 Automotive SDR SDRAM family.

Datasheet Summary

Description

7 Automotive Temperature 7 Functional Block Diagrams 8 Pin and Ball Assignments and Descriptions 11 Package Dimensions 15 Temperature and Thermal Impedance 19 Electrical Specifications 23 Electrical Specifications IDD Parameters 25 Electrical Specifications AC Operating C

Features

  • Automotive SDR SDRAM MT48LC64M4A2.
  • 16 Meg x 4 x 4 banks MT48LC32M8A2.
  • 8 Meg x 8 x 4 banks MT48LC16M16A2.
  • 4 Meg x 16 x 4 banks Features.
  • PC100- and PC133-compliant.
  • Fully synchronous; all signals registered on positive edge of system clock.
  • Internal, pipelined operation; column address can be changed every clock cycle.
  • Internal banks for hiding row access/precharge.
  • Programmable burst lengths: 1, 2, 4, 8, or full page.

📥 Download Datasheet

Datasheet preview – MT48LC32M8A2

Datasheet Details

Part number MT48LC32M8A2
Manufacturer Micron Technology
File Size 1.02 MB
Description Automotive SDR SDRAM
Datasheet download datasheet MT48LC32M8A2 Datasheet
Additional preview pages of the MT48LC32M8A2 datasheet.
Other Datasheets by Micron Technology

Full PDF Text Transcription

Click to expand full text
256Mb: x4, x8, x16 Automotive SDRAM Features Automotive SDR SDRAM MT48LC64M4A2 – 16 Meg x 4 x 4 banks MT48LC32M8A2 – 8 Meg x 8 x 4 banks MT48LC16M16A2 – 4 Meg x 16 x 4 banks Features • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive edge of system clock • Internal, pipelined operation; column address can be changed every clock cycle • Internal banks for hiding row access/precharge • Programmable burst lengths: 1, 2, 4, 8, or full page • Auto precharge, includes concurrent auto precharge and auto refresh modes • Self refresh mode (not available on AAT devices) • Auto refresh – 64ms, 8192-cycle (commercial and industrial) – 16ms, 8192-cycle (automotive) • LVTTL-compatible inputs and outputs • Single 3.3V ±0.
Published: |