Datasheet4U Logo Datasheet4U.com

MT4C1M16C3 - 1 MEG x 16 FPM DRAM

General Description

The 1 Meg x 16 DRAM is a randomly accessed, solidstate memory containing 16,777,216 bits organized in a x16 configuration.

The 1 Meg x 16 DRAM has both BYTE WRITE and WORD WRITE access cycles via two CAS# pins (CASL# and CASH#).

Key Features

  • JEDEC- and industry-standard x16 timing, functions, pinouts, and packages.
  • High-performance, low-power CMOS silicon-gate process.
  • Single power supply (+3.3V ±0.3V or 5V ±0.5V).
  • All inputs, outputs and clocks are TTL-compatible.
  • Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN.
  • Optional self refresh (S) for low-power data retention.
  • BYTE WRITE and BYTE READ access cycles.
  • 1,024-cycle refresh (10 row, 10 column add.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
1 MEG x 16 FPM DRAM FPM DRAM FEATURES • JEDEC- and industry-standard x16 timing, functions, pinouts, and packages • High-performance, low-power CMOS silicon-gate process • Single power supply (+3.3V ±0.3V or 5V ±0.5V) • All inputs, outputs and clocks are TTL-compatible • Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN • Optional self refresh (S) for low-power data retention • BYTE WRITE and BYTE READ access cycles • 1,024-cycle refresh (10 row, 10 column addresses) • FAST-PAGE-MODE (FPM) access MT4C1M16C3, MT4LC1M16C3 For the latest data sheet revisions, please refer to the Micron Web site: www.micron.