Datasheet4U Logo Datasheet4U.com

MYXX28HC256 - 256Kb EEPROM

General Description

The MYXX28HC256 is a high performance CMOS 32K x 8 E2PROM.

It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only nonvolatile memory.

Key Features

  • DATA Polling and Toggle Bit Polling, two methods of providing early end of write detection. The MYXX28HC256 also supports the JEDEC standard Software Data Protection feature for protecting against inadvertent writes during power-up and power-down. Endurance for the MYXX28HC256 is specified as a minimum 100,000 write cycles per byte and an inherent data retention of 100 years. A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 VSS CerDIP or Flat PaCcCekreDrDIPIPoror FlFaltaPt aPcakck CerSOJ or CerC.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by Micross

Part Number Description
MYXB21200-20GAB SiC Power BJT Double
MYXD30600-10CEN SiC Schottky 3 Phase Diode Bridge
MYXD30650-10CEN SiC Schottky 3 Phase Diode Bridge
MYXDB0600-10CEN SiC Schottky Diode Rectifier Bridge
MYXDB0650-10CEN SiC Schottky Diode Rectifier Bridge

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
256Kb EEPROM MYXX28HC256 32K x 8 EEPROM - 5 Volt, Byte Alterable Description The MYXX28HC256 is a high performance CMOS 32K x 8 E2PROM. It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only nonvolatile memory. The MYXX28HC256 supports a 128-byte page write operation, effectively providing a 24ms/byte write cycle and enabling the entire memory to be typically rewritten in less than 0.8 seconds. The MYXX28HC256 also features DATA Polling and Toggle Bit Polling, two methods of providing early end of write detection. The MYXX28HC256 also supports the JEDEC standard Software Data Protection feature for protecting against inadvertent writes during power-up and power-down.