Datasheet4U Logo Datasheet4U.com

M5M4V16G50DFP-8 - 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM

General Description

The M5M4V16G50DFP is a 2-bank x 262,144-word x 32-bit Synchronous GRAM, with LVTTL interface.

All inputs and outputs are referenced to the rising edge of CLK.

The M5M4V16G50DFP can operate at frequencies of 100+ MHz.

Key Features

  • - Single 3.3v±0.3v power supply - Clock frequencies of 125 MHz - Fully synchronous operation referenced to clock rising edge - Dual bank operation controlled by A10(Bank Address) - Internal pipelined operation: column address can be changed every clock cycle - Programmable /CAS Latency (LVTTL: 2 and 3) - Programmable Burst Length (1/2/4/8 and Full Page) - Programmable Burst Type (Sequential / Interleave) - Byte control using DQM0 - DQM3 signals in both read and write cycles - Persistent Write-Pe.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SGRAM (Rev. 0.0) Jan'97 Preliminary MITSUBISHI LSIs M5M4V16G50DFP -8, -10, -12 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM PRELIMINARY Some of contents are described for general products and are subject to change without notice. DESCRIPTION The M5M4V16G50DFP is a 2-bank x 262,144-word x 32-bit Synchronous GRAM, with LVTTL interface. All inputs and outputs are referenced to the rising edge of CLK. The M5M4V16G50DFP can operate at frequencies of 100+ MHz. The BLOCK WRITE and WRITE-PER-BIT functions provide improved performance in graphic memory systems. FEATURES - Single 3.3v±0.