Datasheet4U Logo Datasheet4U.com

DSP56F801 Datasheet 16-bit Digital Signal Processor

Manufacturer: Motorola Semiconductor (now NXP Semiconductors)

Overview: 56F801 Data Sheet Preliminary Technical Data www.DataSheet4U.com 56F800 16-bit Digital Signal Controllers DSP56F801 Rev. 16 01/2007 freescale.com www.DataSheet4U.

General Description

• Up to 30 MIPS operation at 60MHz core frequency • Up to 40 MIPS operation at 80MHz core frequency • DSP and MCU functionality in a unified, C-efficient architecture • MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes • Hardware DO and REP loops • 6-channel PWM Module • Two 4-channel, 12-bit ADCs • Serial Communications Interface (SCI) • Serial Peripheral Interface (SPI) • 8K × 16-bit words (16KB) Program Flash • 1K × 16-bit words (2KB) Program RAM • 2K × 16-bit words (4KB) Data Flash • 1K × 16-bit words (2KB) Data RAM • 2K × 16-bit words (4KB) Boot Flash • General Purpose Quad Timer • JTAG/OnCETM port for debugging • On-chip relaxation oscillator • 11 shared GPIO • 48-pin LQFP Package 6 PWM Outputs PWMA RESET IRQA 6 JTAG/ OnCE Port VCAPC VDD 2 4 VSS 5* Digital Reg Analog Reg VDDA VSSA Fault Input www.DataSheet4U.com 4 4 A/D1 A/D2 VREF ADC Interrupt Controller Low Voltage Supervisor Program Controller and Hardware Looping Unit Address Generation Unit Data ALU 16 x 16 + 36 → 36-Bit MAC Three 16-bit Input Registers Two 36-bit Accumulators Bit Manipulation Unit Quad Timer C Quad Timer D or GPIO Program Memory 8188 x 16 Flash 1024 x 16 SRAM Boot Flash 2048 x 16 Flash Data Memory 2048 x 16 Flash 1024 x 16 SRAM • PAB • • PDB • • • • IPBB CONTROLS 16 PLL 3 XDB2 CGDB XAB1 XAB2 16-Bit 56800 Core Clock Gen or Optional Internal Relaxation Osc.

GPIOB3/XTAL GPIOB2/EXTAL • 2 SCI0 or GPIO INTERRUPT CONTROLS 16 COP/ Watchdog COP RESET MODULE CONTROLS ADDRESS BUS [8:0] DATA BUS [15:0] 4 SPI or GPIO Application-Specific Memory & Peripherals IPBus Bridge (IPBB) *includes TCS pin which is reserved for factory use and is tied to VSS 56F801 Block Diagram 56F801 Technical Data, Rev.

16

Key Features

  • 1.1.1.
  • www. DataSheet4U. com Digital Signal Processing Core Efficient 16-bit 56800 family controller engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Two 36-bit accumulators including extension bits 16-bit bidirectional barrel shifte.

More Datasheets from Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
DSP56F802 DSP56F802 16-bit Digital Signal Processor
DSP56F803 16-bit Hybrid Controller
DSP56F805 16-bit Hybrid Controller
DSP56F807 56F807 16-bit Hybrid Processor
DSP56001 24-Bit General Purpose Digital Signal Processor
DSP56002 24-BIT DIGITAL SIGNAL PROCESSOR
DSP56156 16-bit Digital Signal Processor
DSP56302 24-BIT DIGITAL SIGNAL PROCESSOR
DSP56362 24-Bit Audio Digital Signal Processor
DSP56364 24-Bit Audio Digital Signal Processor

DSP56F801 Distributor