Datasheet Details
| Part number | 74LS395 |
|---|---|
| Manufacturer | Motorola Semiconductor (now NXP Semiconductors) |
| File Size | 196.62 KB |
| Description | 4-BIT SHIFT REGISTER |
| Datasheet | 74LS395_MotorolaInc.pdf |
|
|
Overview: SN74LS395 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS The SN74LS395 is a 4-Bit Register with 3-state outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset (MR) input overrides the synchronous operations and clears the register. An active HIGH Output Enable (OE) input controls the 3-state output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations. 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS LOW POWER SCHOTTKY • Shift Left or Parallel 4-Bit Register • 3-State Outputs • Input Clamp Diodes Limit High-Speed Termination Effects J SUFFIX CERAMIC CASE 620-09 16 1 CONNECTION DIAGRAM DIP (TOP VIEW) VCC 16 O0 15 O1 14 O2 13 O3 12 Q3 11 CP 10 OE 9 16 1 N SUFFIX PLASTIC CASE 648-08 1 MR 2 DS 3 P0 4 P1 5 P2 6 P3 7 S 8 GND 16 1 D SUFFIX SOIC CASE 751B-03 PIN NAMES LOADING (Note a) HIGH LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 U.L. 5 U.L. P0 – P3 DS S CP MR OE O0 – O3 Q3 Parallel Inputs Serial Data Input Mode Select Input Clock (Active LOW) Input Master Reset (Active LOW) Input Output Enable (Active HIGH) Input 3-State Register Outputs Register Output 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 65 U.L. 10 U.L. ORDERING INFORMATION SN74LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC LOGIC SYMBOL 7 3 4 5 6 NOTES: a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
| Part number | 74LS395 |
|---|---|
| Manufacturer | Motorola Semiconductor (now NXP Semiconductors) |
| File Size | 196.62 KB |
| Description | 4-BIT SHIFT REGISTER |
| Datasheet | 74LS395_MotorolaInc.pdf |
|
|
|
The SN74LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (Pn) input or from the preceding stage.
When the Select input is HIGH, the
| Part Number | Description |
|---|---|
| 74LS393 | DUAL DECADE COUNTER |
| 74LS398 | QUAD 2-PORT REGISTER |
| 74LS399 | QUAD 2-PORT REGISTER |
| 74LS322 | 8-BIT SHIFT REGISTERS |
| 74LS33 | QUAD 2-INPUT NOR BUFFER |
| 74LS348 | 8-INPUT PRIORITY ENCODERS |
| 74LS367 | 3-STATE HEX BUFFERS |
| 74LS373 | OCTAL TRANSPARENT LATCH |
| 74LS374 | OCTAL TRANSPARENT LATCH |
| 74LS375 | 4-BIT D LATCH |