Datasheet4U Logo Datasheet4U.com

MC100ES6222 - Low Voltage 1:15 Differential ECL/PECL Clock Divider and Fanout Buffer

General Description

The MC100ES6222 is designed for low skew clock distribution systems and supports clock frequencies up to 3 GHz.

The CLK0 and CLK1 inputs can be driven by ECL or PECL compatible signals.

Key Features

  • es 15 differential ECL/PECL outputs (4 output banks) 2 selectable differential ECL/PECL inputs Selectable ÷1 or ÷2 frequency divider 130 ps maximum device skew Supports DC to 3 GHz input frequency Single 3.3V, -3.3V, 2.5V or -2.5V supply TB SUFFIX 52.
  • LEAD LQFP.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order Number: MC100ES6222/D Rev 1, 11/2002 www.DataSheet4U.com Low Voltage 1:15 Differential ECL/PECL Clock Divider and Fanout Buffer The Motorola MC100ES6222 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6222 supports various applications that require the distribution of precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low skew outputs and superior digital signal characteristics. Target applications for this clock driver is high performance clock distribution in computing, networking and telecommunication systems.