Datasheet4U Logo Datasheet4U.com

MC74HC393A - Dual 4-Stage Binary Ripple Counter

📥 Download Datasheet

Datasheet preview – MC74HC393A

Datasheet Details

Part number MC74HC393A
Manufacturer Motorola
File Size 143.01 KB
Description Dual 4-Stage Binary Ripple Counter
Datasheet download datasheet MC74HC393A Datasheet
Additional preview pages of the MC74HC393A datasheet.

📁 Similar Datasheet

  • MC74HC393A - Dual 4-Stage Binary Ripple Counter (ON Semiconductor)
  • MC74HC393 - Dual 4-Stage Binary Ripple Counter (ON Semiconductor)
  • MC74HC390 - Dual 4-Stage Binary Ripple Counter (ON Semiconductor)
  • MC74HC390A - Dual 4-Stage Binary Ripple Counter (ON Semiconductor)
  • MC74HC30A - 8-Input NAND Gate (ON Semiconductor)
  • MC74HC32A - Quad 2-Input OR Gate (ON Semiconductor)
  • MC74HC365A - Hex 3-State Noninverting Buffer (ON Semiconductor)
  • MC74HC368A - Hex 3-State Inverting Buffer (ON Semiconductor)
  • MC74HC373A - Octal 3-State Non-Inverting Transparent Latch (ON Semiconductor)
  • MC74HC374A - Octal 3-State Non-Inverting D Flip-Flop (ON Semiconductor)
Other Datasheets by Motorola
  • MC74HC393 - Dual 4-Stage Binary Ripple Counter
  • MC74HC390 - Dual 4-Stage Binary Ripple Counter
  • MC74HC390A - Dual 4-Stage Binary Ripple Counter
  • MC74HC30 - 8-Input NAND Gate High-Performance Silicon-Gate CMOS
  • MC74HC32A - Quad 2-Input OR Gate
  • MC74HC354 - 8-input Data Selector/Multiplexer
  • MC74HC365 - Hex 3-State Noninverting Buffer
  • MC74HC366 - Hex 3-State Inverting Buffer

Full PDF Text Transcription

Click to expand full text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Product Preview Dual 4-Stage Binary Ripple Counter High–Performance Silicon–Gate CMOS The MC54/74HC393A is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two independent 4–bit binary ripple counters with parallel outputs from each counter stage. A ÷ 256 counter can be obtained by cascading the two binary counters. Internal flip–flops are triggered by high–to–low transitions of the clock input. Reset for the counters is asynchronous and active–high. State changes of the Q outputs do not occur simultaneously because of internal ripple delays.
Published: |