Datasheet4U Logo Datasheet4U.com

MCM6341 - 128K x 24 Bit Static Random Access Memory

Key Features

  • d decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles. 3. If G goes low coincident with or after W goes low, the output will remain in a high.
  • impedance state. 4. E1, E2, and E3 are represented by E in this data sheet. E2 is of opposite polarity to E1 and E3. 5. All write cycle timings are referenced from the last valid address to the first transitioning address. 6. Transition is measured ± 200 mV from steady.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MCM6341/D Advance Information MCM6341 128K x 24 Bit Static Random Access Memory The MCM6341 is a 3,145,728–bit static random access memory organized as 131,072 words of 24 bits. Static design eliminates the need for external clocks or timing strobes. The MCM6341 is equipped with chip enable (E1, E2, E3) and output enable (G) pins, allowing for greater system flexibility and eliminating bus contention problems. The MCM6341 is available in a 119–bump PBGA package. • • • • • • • Single 3.