Datasheet4U Logo Datasheet4U.com

MCM63F733A - 128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM

General Description

Pin Locations 85 Symbol ADSC Type Input Description Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address.

Used to initiate a READ, WRITE, or chip deselect.

Key Features

  • H L L X.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MCM6306D 32K x 8-Bit 3.3V Fast Static RAM Motorola Semiconductor
MCM6064 8K x 8-Bit CMOS SRAM Motorola Semiconductor
MCM60L64 8K x 8-Bit CMOS SRAM Motorola Semiconductor
MCM6229A 256K x 4-Bit Static RAM Motorola Semiconductor
MCM6605A 4096-Bit DRAM Motorola Semiconductor

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
MCM63F737K (MCM63F737K / MCM63F819K) 128K x 36 and 256K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F819K (MCM63F737K / MCM63F819K) 128K x 36 and 256K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F837 (MCM63F837 / MCM63F919) 256K x 36 and 512K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM63F919 256K x 36 and 512K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM6323A 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MCM63F733A/D Advance Information MCM63F733A 128K x 32 Bit Flow–Through BurstRAM Synchronous Fast Static RAM The MCM63F733A is a 4M–bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the PowerPC™ and other high performance microprocessors. It is organized as 128K words of 32 bits each, fabricated with high performance silicon gate CMOS technology. This device integrates input registers, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K).