Click to expand full text
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document by MCM64AF32/D
Product Preview
MCM64AF32
160–LEAD CARD EDGE CASE TBD* TOP VIEW 1
256K Asynchronous Secondary Cache Module for Pentium™
The MCM64AF32 is designed to provide 256K of asynchronous L2 cache for the Pentium microprocessor in conjunction with Intel’s Triton chip set. The module is configured as 32K x 64 bits in a 160 pin card edge connector. The module uses eight Motorola 3.3 V 32K x 8 FSRAMs for the cache memory, one Motorola 5 V 32K x 8 FSRAM for the tag RAM, and an upper order address latch. Eight write enables are provided for byte write control. PD0–PD4 identify density and functionality.