Datasheet4U Logo Datasheet4U.com

MCM69L738A - 4M Late Write 2.5 V I/O

Datasheet Summary

Description

PBGA Pin Locations 4K 4L (a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P (b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H (c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P 4F 2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 4N, 4P, 2R, 6R, 3T, 4T, 5T 5L, 5G, 3G, 3L (a), (b), (c), (d) 4E 4M 4U 3U 5U

Features

  • >.
  • Typical.
  • 8.5.
  • 320 370 180 170 150 30 Typical.
  • 9.
  • 320 370 180 170 150 30 Typical.
  • 9.5.
  • 300 350 180 170 150 30 Max 3.6 2.7 480 550 250 250 230 50 Unit V V mA mA mA mA mA 5 6, 10 7 8, 10 9, 10 Notes NOTES: 1. All data sheet parameters specified to full range of VDD unless otherwise noted. All voltages are refer.

📥 Download Datasheet

Datasheet preview – MCM69L738A

Datasheet Details

Part number MCM69L738A
Manufacturer Motorola
File Size 212.77 KB
Description 4M Late Write 2.5 V I/O
Datasheet download datasheet MCM69L738A Datasheet
Additional preview pages of the MCM69L738A datasheet.
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MCM69L738A/D Advance Information 4M Late Write 2.5 V I/O The MCM69L738A/820A is a 4 megabit synchronous late write fast static RAM designed to provide high performance in secondary cache and ATM switch, Telecom, and other high speed memory applications. The MCM69L820A organized as 256K words by 18 bits, and the MCM69L738A organized as 128K words by 36 bits wide are fabricated in Motorola’s high performance silicon gate BiCMOS technology. The differential CK clock inputs control the timing of read/write operations of the RAM. At the rising edge of the CK clock all addresses, write enables, and synchronous selects are registered.
Published: |