SN74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

This page provides the datasheet information for the SN74LS112A, a member of the SN74LS112D DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP family.

Product Overview

Motorola

Part number	SN74LS112A
Manufacturer	Motorola
File Size	147.34 KB
Description	DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
Datasheet	SN74LS112A Datasheet
Additional preview pages of the SN74LS112A datasheet.

individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse. SN54/74LS112A DUAL JK.

SN74LS112A - Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)
SN74LS11 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
SN74LS10 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
SN74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
SN74LS107A - DUAL J-K FLIP-FLOPS (Texas Instruments)
SN74LS109 - LOW POWER SCHOTTKY (ON Semiconductor)
SN74LS109A - Dual JK Positive Edge-Triggered Flip-Flop (ON Semiconductor)
SN74LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
SN74LS12 - POSITIVE-NAND GATE (Texas Instruments)
SN74LS122 - Retriggerable Monostable Multivibrator (ON Semiconductor)

Other Datasheets by Motorola

Published: Jan 9, 2017 |