Datasheet Details
| Part number | S7I161882M |
|---|---|
| Manufacturer | NETSOL |
| File Size | 364.33 KB |
| Description | 512Kx36 & 1Mx18 DDRII CIO BL2 SRAM |
| Datasheet |
|
|
|
|
This page provides the datasheet information for the S7I161882M, a member of the S7I163682M 512Kx36 & 1Mx18 DDRII CIO BL2 SRAM family.
The S7I163682M and S7I161882M are 18,874,368-bits DDR Common I/O Synchronous Pipelined Burst SRAMs.
They are organized as 524,288 words by 36bits for S7I163682M and 1,048,576 words by 18 bits for S7I161882M.
Address, data inputs, and all control signals are synchronized to the input clock (K or K).
| Part number | S7I161882M |
|---|---|
| Manufacturer | NETSOL |
| File Size | 364.33 KB |
| Description | 512Kx36 & 1Mx18 DDRII CIO BL2 SRAM |
| Datasheet |
|
|
|
|