74AUP2G17 - Low-power dual Schmitt trigger

Product Overview

NXP Semiconductors

Part number	74AUP2G17
Manufacturer	NXP Semiconductors
File Size	137.94 KB
Description	Low-power dual Schmitt trigger
Datasheet	74AUP2G17 Datasheet
Additional preview pages of the 74AUP2G17 datasheet.

The 74AUP2G17 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95 V) x JESD8-5 (1.8 V to 2.7 V) x JESD8-B (2.7 V to 3.6 V) s ESD protection: x HBM JESD22-A114E Class 3A exceeds 5000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101-C exceeds 1000 V s Low static power consumption; ICC = 0.9 µA (maximum) s Latch-up performance exceeds 100 mA per JESD 78 Class II s Inputs accept.

📁 Similar Datasheet

Other Datasheets by NXP Semiconductors

Published: Aug 31, 2009 |