Download 74AHCT157 Datasheet PDF
74AHCT157 page 2
Page 2
74AHCT157 page 3
Page 3

74AHCT157 Description

74AHCT157 The 74AHC/AHCT157 are high-speed Si-gate CMOS devices and are pin patible with low power Schottky TTL (LSTTL). They are specified in pliance with JEDEC standard No. The 74AHC/AHCT157 are quad 2-input multiplexers which select 4 bits of data from two sources under the control of a mon data select input (S).

74AHCT157 Key Features

  • Balanced propagation delays
  • All inputs have Schmitt-trigger actions
  • Multiple input enable for easy expansion
  • Ideal for memory chip select decoding
  • Inputs accept voltages higher than VCC
  • For AHC only: operates with CMOS input levels
  • For AHCT only: operates with TTL input levels