74AHCT273 - Octal D-type flip-flop

Product Overview

NXP

Part number	74AHCT273
Manufacturer	NXP
File Size	92.82 KB
Description	Octal D-type flip-flop
Datasheet	74AHCT273 Datasheet
Additional preview pages of the 74AHCT273 datasheet.

The 74AHC/AHCT273 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard no.

7A.

Ideal buffer for MOS microcontroller or memory.
Common clock and master reset.
ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V.
Balanced propagation delays.
All inputs have Schmitt trigger actions.
Inputs accepts voltages higher than VCC.
See ‘377’ for clock enable version.
See ‘373’ for transparent latch version.
See ‘374’ for 3-state versi.

📁 Similar Datasheet

Other Datasheets by NXP

Published: Apr 3, 2005 |