Datasheet4U Logo Datasheet4U.com

74ALVCH16821 - 20-bit bus-interface D-type flip-flop

General Description

The 74ALVCH16821 has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer.

The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.

Each register is fully edge triggered.

Key Features

  • Wide supply voltage range of 1.2V to 3.6V.
  • Complies with JEDEC standard no. 8-1A.
  • Current drive ± 24 mA at 3.0 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74ALVCH16821 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State) Product specification IC24 Data Handbook 1998 May 29 Philips Semiconductors Philips Semiconductors Product specification 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State) 74ALVCH16821 FEATURES • Wide supply voltage range of 1.2V to 3.6V • Complies with JEDEC standard no. 8-1A • Current drive ± 24 mA at 3.0 V • CMOS low power consumption • Direct interface with TTL levels • MULTIBYTETM flow-through standard pin-out architecture • Low inductance multiple VCC and ground pins for minimum noise and ground bounce DESCRIPTION The 74ALVCH16821 has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer.