Download 74AUP2G80 Datasheet PDF
74AUP2G80 page 2
Page 2
74AUP2G80 page 3
Page 3

74AUP2G80 Description

The 74AUP2G80 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS patible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6.

74AUP2G80 Key Features

  • 25 August 2006