74F133 - 13.input NAND Gate

Product Overview

NXP

74F133 13.input NAND Gate by NXP - Datasheet Preview — Datasheet preview – 74F133

Datasheet Details

Part number	74F133
Manufacturer	NXP
File Size	51.34 KB
Description	13.input NAND Gate
Datasheet	74F133 Datasheet
Additional preview pages of the 74F133 datasheet.

Product details

Description

Tamb = 0°C to +70°C 16 pin plastic DIP 16 pin plastic SO N74F133N N74F133D VCC = 5V ±10%, INDUSTRIAL RANGE Tamb = 40°C to +85°C I74F133N I74F133D VCC = 5V ±10%, INPUT AND OUTPUT LOADNG AND FAN OUT TABLE PINS DO - D12 Data inputs DESCRIPTION 74F (U.L.) HIGH/LOW 1.0/1.0 50/33 LOAD VALUE HIGH/LOW 20µA/0.6mA 1.0mA/20mA Q Data output Note to input and output loading and fan out table 1. One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low stat

📁 Similar Datasheet

74F132 - Quad 2-Input NAND Schmitt Trigger (National Semiconductor)
74F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS (Texas Instruments)
74F1056 - 8-Bit Schottky Barrier Diode Array (Fairchild Semiconductor)
74F1071 - 18-Bit Undershoot/Overshoot Clamp (Fairchild Semiconductor)
74F109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
74F11 - Triple 3-Input AND Gate (National Semiconductor)
74F114 - Dual JK Negative Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74F125 - Quad Buffer (Fairchild Semiconductor)

Other Datasheets by NXP

74F139 - Dual 1-of-4 decoder/demultiplexer
74F10 - Triple 3-input NAND gate
74F112 - Dual J-K negative edge-triggered flip-flop
74F113 - Dual J-K negative edge-triggered flip-flops
74F1240 - Octal inverter buffer
74F1241 - Octal inverter buffer

Published: Apr 3, 2005 |