Datasheet4U Logo Datasheet4U.com

AV16823DGG - 18-bit bus-interface D-type flip-flop with reset and enable 3-State

General Description

The 74ALVT16823 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

Key Features

  • Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AV10-12S03 DC-to-DC Power Supply Module Avansys Power
AV10-12S05 DC-to-DC Power Supply Module Avansys Power
AV10-12S12 DC-to-DC Power Supply Module Avansys Power
AV10-12S15 DC-to-DC Power Supply Module Avansys Power
AV10-24S03 10W Single Output Emerson

Other Datasheets by NXP Semiconductors

Part Number Description
AV16823DL 18-bit bus-interface D-type flip-flop with reset and enable 3-State
AV16821DGG 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
AV16821DL 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
AV16827DGG 2.5V/3.3V ALVT 20-bit buffer/line driver/ non-inverting 3-State
AV16827DL 2.5V/3.3V ALVT 20-bit buffer/line driver/ non-inverting 3-State

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74ALVT16823 18-bit bus-interface D-type flip-flop with reset and enable (3-State) Product specification Supersedes data of 1998 Mar 03 IC23 Data Handbook 1998 Jun 12 Philips Semiconductors Philips Semiconductors Product specification 2.5V/3.3V 18-bit bus-interface D-type flip-flop with reset and enable (3-State) 74ALVT16823 FEATURES • Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops DESCRIPTION The 74ALVT16823 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.