Datasheet4U Logo Datasheet4U.com

HEF4035B - 4-bit universal shift register

General Description

The HEF4035B is a fully synchronous edge-triggered 4-bit shift register with a clock input (CP), four synchronous parallel data inputs (P0 to P3), two synchronous serial data inputs (J, K), a synchronous parallel enable input (PE), buffered parallel outputs from all 4-bit positions (O0 to O3), a tru

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF4030B Quad 2-input EXCLUSIVE-OR gate nexperia
HEF4030B-Q100 Quad 2-input EXCLUSIVE-OR gate nexperia
HEF40373B Octal transparent latch nexperia
HEF4001B Quadruple 2-input NOR gate Philips
HEF4001B Quad 2-input NOR gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF4030B Quadruple exclusive-OR gate
HEF4031B 64-stage static shift register
HEF40373B Octal transparent latch with 3-state outputs
HEF40374B Octal D-type flip-flop with 3-state outputs
HEF4000B Dual 3-input NOR gate and inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4035B MSI 4-bit universal shift register Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification 4-bit universal shift register DESCRIPTION The HEF4035B is a fully synchronous edge-triggered 4-bit shift register with a clock input (CP), four synchronous parallel data inputs (P0 to P3), two synchronous serial data inputs (J, K), a synchronous parallel enable input (PE), buffered parallel outputs from all 4-bit positions (O0 to O3), a true/complement input (T/C) and an overriding asynchronous master reset input (MR).