Datasheet4U Logo Datasheet4U.com

HEF4505B - 64-bit/ 1-bit per word random access read/write memory

General Description

The HEF4505B is a 64-bit, 1-bit per word, fully decoded and completely static, random access memory.

The memory is strobed for reading or writing only when the strobe input (ST), chip enable inputs (CE1 and CE2) are HIGH simultaneously.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF4511B BCD to 7-segment latch/decoder/driver Philips
HEF4518B Dual BCD counter nexperia
HEF4520B Dual binary counter nexperia
HEF4520B-Q100 Dual binary counter nexperia
HEF4520BT Dual binary counter nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF4502B Strobed hex inverter/buffer
HEF4508B Dual 4-bit latch
HEF4510B BCD up/down counter
HEF4511B BCD to 7-segment latch/decoder/driver
HEF4512B 8-input multiplexer with 3-state output

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4505B LSI 64-bit, 1-bit per word random access read/write memory Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification 64-bit, 1-bit per word random access read/write memory DESCRIPTION The HEF4505B is a 64-bit, 1-bit per word, fully decoded and completely static, random access memory. The memory is strobed for reading or writing only when the strobe input (ST), chip enable inputs (CE1 and CE2) are HIGH simultaneously.