Datasheet4U Logo Datasheet4U.com

PCA9517 - Level translating I2C-bus repeater

General Description

The PCA9517 is a CMOS integrated circuit that provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I2C-bus or SMBus applications.

Key Features

  • of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9517 enables the system designer to isolate two halves of a bus for both voltage and capacitance. The SDA and SCL pins are over voltage tolerant and are high-impedance when the PCA9517 is unpowered. The 2.7 V to 5.5 V bus B-side drivers behave much like the drivers on the PCA.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PCA9517 Level-Translating I2C Bus Repeater Texas Instruments
PCA9517A Level-Translating I2C-Bus Repeater ON Semiconductor
PCA9510A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors
PCA9511A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors
PCA9513 Hot swappable I2C and SMBus bus buffer Philips

Other Datasheets by NXP Semiconductors

Part Number Description
PCA9517A Level translating I2C-bus repeater
PCA9510 Hot swappable I2C and SMBus bus buffer
PCA9511 Hot swappable I2C and SMBus bus buffer
PCA9512 Level shifting hot swappable I2C and SMBus buffer
PCA9512A Level shifting hot swappable I2C-bus and SMBus bus buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PCA9517 Level translating I2C-bus repeater Rev. 03 — 30 January 2007 Product data sheet 1. General description The PCA9517 is a CMOS integrated circuit that provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I2C-bus or SMBus applications. While retaining all the operating modes and features of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9517 enables the system designer to isolate two halves of a bus for both voltage and capacitance. The SDA and SCL pins are over voltage tolerant and are high-impedance when the PCA9517 is unpowered. The 2.7 V to 5.