Datasheet4U Logo Datasheet4U.com

PLS100 - (PLS100 / PLS101) Programmable logic arrays

Datasheet Summary

Description

The PLS100 (3-State) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (PLAs).

Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product equations.

Each device consists of 16 dedicated inputs and 8 dedicated outputs.

Features

  • Field-programmable (Ni-Cr link).
  • Input variables: 16.
  • Output functions: 8.
  • Product terms: 48.
  • I/O propagation delay: 50ns (max. ).
  • Power dissipation: 600mW (typ. ).
  • Input loading:.
  • 100µA (max. ).
  • Chip Enable input.
  • Output option:.
  • PLS100: 3-State.
  • PLS101: Open-Collector PIN.

📥 Download Datasheet

Datasheet preview – PLS100

Datasheet Details

Part number PLS100
Manufacturer NXP
File Size 127.76 KB
Description (PLS100 / PLS101) Programmable logic arrays
Datasheet download datasheet PLS100 Datasheet
Additional preview pages of the PLS100 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors Programmable Logic Devices Product specification Programmable logic arrays (16 × 48 × 8) PLS100/PLS101 DESCRIPTION The PLS100 (3-State) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (PLAs). Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product equations. Each device consists of 16 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don’t Care condition of each of the 16 inputs and be ANDed together to comprise one P-term. All 48 P-terms can be selectively ORed to each output.
Published: |